학술논문
A design of LUT-array-based PLD and a synthesis approach based on sum of generalized complex terms expression
Document Type
Conference
Author
Source
ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196) Circuits and systems Circuits and Systems, 2001. ISCAS 2001. The 2001 IEEE International Symposium on. 5:203-206 vol. 5 2001
Subject
Language
Abstract
In this paper, an architecture of LUT-array-based PLD and a synthesis approach based on sum of generalized complex terms (SGCTs) expression are proposed. We formulate logic synthesis and layout for the LUT array into SGCT minimization so that the SGCT approach successfully merges these two synthesis stages. An SGCT generation procedure from an incompletely specified function is also presented. Experimental results demonstrate that the numbers of terms needed by our approach to map benchmark circuits into 2-LUT arrays and 3-LUT arrays are reduced to 70.7% and 85.1% on average of those by the existing approach, respectively.