학술논문
A 3–5 GHz, 108fs-RMS jitter, clock receiver circuit for time-interleaved ADCs with a sampling rate of 4 GS/s
Document Type
Article
Author
Source
In Microelectronics Journal September 2023 139
Subject
Language
ISSN
0026-2692