학술논문
Modular high-throughput and low-latency sorting units for FPGAs in the Large Hadron Collider.
Document Type
Article
Source
2011 IEEE 9th Symposium on Application Specific Processors (SASP); 2011, p38-45, 8p
Subject
Language