학술논문

	o	ㅋ	ㄱ	ㅅ	ㅈ	ㅌ	ㄷ	촉	ㄴ	ㅎ	ㅂ	ㅃ	ㅁ	야	ㄹ	와
ㅏ	あ a	ぁ	か ka	が ga	さ sa	ざ za	た ta	だ da		な na	は ha	ば ba	ぱ pa	ま ma	や ya	ゃ lya	ら ra	わ wa	ゎ lwa	ん n
l	い i	ぃ	き ki	ぎ gi	し si	じ zi	ち ti	ぢ di		に ni	ひ hi	び bi	ぴ pi	み mi			り ri
ㅜ	う u	ぅ	く ku	ぐ gu	す su	ず zu	つ tu	づ du	っ	ぬ nu	ふ hu	ぶ bu	ぷ pu	む mu	ゆ yu	ゅ lyu	る ru
ㅔ	え e	ぇ	け ke	げ ge	せ se	ぜ ze	て te	で de		ね ne	へ he	べ be	ぺ pe	め me			れ re
ㅗ	お o	ぉ	こ ko	ご go	そ so	ぞ zo	と to	ど do		の no	ほ ho	ぼ bo	ぽ po	も mo	よ yo	ょ lyo	ろ ro	を wo

	o	ㅋ	ㄱ	ㅅ	ㅈ	ㅌ	ㄷ	촉	ㄴ	ㅎ	ㅂ	ㅃ	ㅁ	야	ㄹ	와
ㅏ	ア a	ァ	カ ka	ガ ga	サ sa	ザ za	タ ta	ダ da		ナ na	ハ ha	バ ba	パ pa	マ ma	ヤ ya	ャ lya	ラ ra	ワ wa	ヮ lwa		ン n
l	イ i	ィ	キ ki	ギ gi	シ si	ジ zi	チ ti	ヂ di		ニ ni	ヒ hi	ビ bi	ピ pi	ミ mi			リ ri
ㅜ	ウ u	ゥ	ク ku	グ gu	ス su	ズ zu	ツ tu	ヅ du	ッ	ヌ nu	フ hu	ブ bu	プ pu	ム mu	ユ yu	ュ lyu	ル ru			ヴ vu
ㅔ	エ e	ェ	ケ ke	ゲ ge	セ se	ゼ ze	テ te	デ de		ネ ne	ヘ he	ベ be	ぺ pe	メ me			レ re
ㅗ	オ o	ォ	コ ko	ゴ go	ソ so	ゾ zo	ト to	ド do		ノ no	ホ ho	ボ bo	ポ po	モ mo	ヨ yo	ョ lyo	ロ ro	ヲ wo		ーー

독일어
ä	Ä	ö	Ö	ü	Ü	ß
프랑스어
á	à	Á	À	é	è	É	È	ç	Ç	ê
스페인어
à	á	Á	é	É	í	Í	Ó	ó	Ú	ú	Ñ	ñ	ä	Ä

발행년	- (예 : 2010-2015)

Variability analysis for sub-100 nm PD/SOI CMOS SRAM cell

Conference

Joshi, R.V.; Mukhopadhyay, S.; Plass, D.W.; Chan, Y.H.; Ching-Te Chuang; Devgan, A.

Proceedings of the 30th European Solid-State Circuits Conference Solid-state circuits conference Solid-State Circuits Conference, 2004. ESSCIRC 2004. Proceeding of the 30th European. :211-214 2004

Full Text (IEEE) Find it@PNU

A 14 nm 1.1 Mb embedded DRAM macro with 1 ns access

Academic Journal

Fredeman, G.; Plass, D.W.; Reyer, K.; Knips, T.J.; Miller, T.; Kannambadi, D.; Lee, D.; Sperling, M.; Whalen, M.; Mathews, A.; Viraraghavan, J.; Tummuru, R.R.; Gerhard, E.L.; Paone, C.; Rainey, D.J.; Burns, S.; Ho, H.; Cestero, A.; Arnold, N.; Khan, B.A.; Kirihata, T.; Iyer, S.S.

In: IEEE Journal of Solid-State Circuits. (IEEE Journal of Solid-State Circuits, January 2016, 51(1):230-239)

Full Text (IEEE) Web of Science JCR 저널정보 Scopus Find it@PNU

IBM z13 circuit design and methodology

Academic Journal

Warnock, J.; Sigal, L.; Ziegler, M.M.; Puri, R.; Berry, C.; Wood, M.H.; Chan, Y.; Mayo, M.; Chan, Y.-H.; Malgioglio, F.; Carey, S.; Smith, H.H.; Phan, D.; Neves, J.L.; Surprise, J.P.; Malone, D.; Plass, D.W.; Averill, R.M.; Mayer, G.; Schroeder, F.; Strach, T.; Fricke, N.; Lind, K.; Wendel, D.F.; Nagarajan, C.; Rangarajan, S.H.; Salem, G.; Nigaglioni, R.H.; Isakson, J.M.; Badar, J.; Aipperspach, A.; Strevig, G.

In: IBM Journal of Research and Development. (IBM Journal of Research and Development, 1 July 2015, 59(4-5))

Web of Science JCR 저널정보 Scopus Find it@PNU

IBM POWER8 circuit design and energy optimization

Academic Journal

Zyuban, V.; Restle, P.J.; Deniz, Z.T.; Ziegler, M.M.; Warnock, J.; Philhower, R.; Gonzalez, C.J.; Puri, R.; Friedrich, J.; Dreps, D.M.; Chu, S.; Islam, S.; Shan, D.W.; Fluhr, E.; Paredes, J.; Hogenmiller, D.; Taylor, S.A.; Posluszny, S.D.; Pille, J.; Wendel, D.F.; Plass, D.W.; Rao, R.M.; Still, G.S.

In: IBM Journal of Research and Development. (IBM Journal of Research and Development, 1 January 2015, 59(1))

Web of Science JCR 저널정보 Scopus Find it@PNU

Design of sub-90 nm low-power and variation tolerant PD/SOI SRAM cell based on dynamic stability metrics

Academic Journal

Joshi, R.V.; Mukhopadhyay, S.; Plass, D.W.; Chan, Y.H.; Chuang, C.-T.; Tan, Y.

In: IEEE Journal of Solid-State Circuits. (IEEE Journal of Solid-State Circuits, March 2009, 44(3):965-976)

Full Text (IEEE) Web of Science JCR 저널정보 Scopus Find it@PNU

IBM POWER6 SRAM arrays

Academic Journal

Plass, D.W.; Chan, Y.H.

In: IBM Journal of Research and Development. (IBM Journal of Research and Development, 2007, 51(6):747-756)

Full Text (ProQuest Central) Web of Science JCR 저널정보 Scopus Find it@PNU

TRIPLE-POLY SHARED WORD LINE CELL.

Academic Journal

Plass, D.W.

In: IBM technical disclosure bulletin. (IBM technical disclosure bulletin, December 1984, 27(7 B):4396-4397)

Scopus Find it@PNU

LOAD ISOLATOR.

Academic Journal

Plass, D.W.; Scheuerlein, R.E.; Tamlyn, R.; Walker, W.W.

In: IBM technical disclosure bulletin. (IBM technical disclosure bulletin, Feb, 26(9):4518-4520)

Scopus Find it@PNU

부산대학교 도서관

메일 발송