학술논문

A 9-Bit 500-ms/s 4-Stage Pipelined SAR ADC With Wide Input Common-Mode Range Using Replica-Biased Dynamic Residue Amplifiers
Document Type
Journal
Source
IEEE ACCESS; 2023, 11 p22531-p22541, 11p.
Subject
Language
English
ISSN
21693536