학술논문
A 6-GHz 16-kB L1 cache in a 100-nm dual-V-T technology using a bitline leakage reduction (BLR) technique
Document Type
Journal
Author
Source
Subject
Language
English
ISSN
1558173X