학술논문
Buffer apparatus, integrated circuit and method of reducing a portion of an oscillation of an output signal
Document Type
Patent
Author
Source
Subject
Language
Abstract
A buffer apparatus for a communications bus comprises a driver circuit having an output. An amplifier circuit having an input is coupled to the output of the driver circuit. The driver circuit is arranged to generate, when in use, a drive signal having a waveform that comprises a step therein so as to substantially suppress generation by the amplifier circuit of a portion of an oscillation of an output signal.