학술논문
Analysis and modeling of wafer-level process variability in 28 nm FD-SOI using split C-V measurements
Document Type
Article
Author
Source
In Solid State Electronics July 2018 145:19-28
Subject
Language
ISSN
0038-1101