학술논문
Strained Si and SiGe tunnel-FETs and complementary tunnel-FET inverters with minimum gate lengths of 50 nm
Document Type
Article
Author
Source
In Solid State Electronics July 2014 97:76-81
Subject
Language
ISSN
0038-1101