학술논문
Verisym: Verifying circuits by symbolic simulation
Document Type
Article
Author
Source
In: Formal Methods in System Design . (Formal Methods in System Design, March 2003, 22(2):163-173)
Subject
Language
English
ISSN
09259856