학술논문
Reverse-engineering embedded memory controllers through latency-based analysis
Document Type
Conference
Author
Source
21st IEEE Real-Time and Embedded Technology and Applications Symposium Real-Time and Embedded Technology and Applications Symposium (RTAS), 2015 IEEE. :297-306 Apr, 2015
Subject
Language
ISSN
1545-3421
Abstract
We explore techniques to reverse-engineer properties of DRAM memory controllers (MCs). This includes page policies, address mapping schemes and command arbitration schemes. There are several benefits to knowing this information: they allow analysis techniques to effectively compute worst-case bounds, and they allow customizations to be made in software for predictability. We develop a latency-based analysis, and use this analysis to devise algorithms for micro-benchmarks to extract properties of MCs. In order to cover a breadth of page policies, address mappings and command arbitration schemes, we explore our technique using a micro-architecture simulation framework and document our findings.