학술논문

Ultra High Speed Integrated Circuits with Selectively Doped Heterostructure Transistors
Document Type
Conference
Source
1984 IEEE GaAs IC Symposium Technical Digest GaAs IC Symposium Technical Digest, 1984 IEEE. :129-132 Oct, 1984
Subject
Components, Circuits, Devices and Systems
Logic gates
HEMTs
MODFETs
Frequency conversion
Gallium arsenide
Ring oscillators
Resistors
Language
Abstract
We report on the performance of ring oscillators and frequency dividers made with SDHTs (Selectively Doped Heterostructure Transistors). Ring oscillators with submicron driver transistor gates have been fabricated using direct e-beam writing. A minimum propagation delay of 11.0 ps was obtained with 0.4 μm gates at 77 K. The speed-power product was 15.0 fJ/gate at 1.1 V bias. A dual-clocked M/S (master/slave) flip-flop frequency divider using 1 Mm dual-gate SDHTs was also fabricated and tested. This is the first implementation of a DCFL circuit with NAND-type logic gates. A maximum dividing frequency of 5.5 (10.1) GHz was achieved at 300 (77) K. Both the 11.0 ps/gate ring oscillator delay and the 10.1 GHz dividing frequency represent the fastest speed reported for such semiconductor circuits.