학술논문
Readout Firmware of the Vertex Locator for LHCb Run 3 and Beyond
Document Type
Periodical
Author
Hennessy, K.; Prieto, A.F.; Regueiro, P.V.; Buytaert, J.; Van Beuzekom, M.; Cid, E.L.; Eklund, L.; de Bruyn, K.; Naik, S.; Schiller, M.; Murray, D.; Leflat, A.; Bassi, G.; Punzi, G.; Lazzari, F.; Morello, M.J.; Garcia, O.B.; Torreira, A.G.; Plana, B.G.; Bowcock, T.; Dettori, F.; Dreimanis, K.; Lima, V.F.; Hutchcroft, D.; Rinnert, K.; Shears, T.; Augusto, O.; Coco, V.; Collins, P.; Evans, T.; Ferro-Luzzi, M.; Schindler, H.; Akiba, K.; Occo, E.D.; Graz, C.S.; Hulsbergen, W.; Hynds, D.; Kostiuk, I.; Merk, M.; Snoch, A.; Bobulska, D.S.; Borghi, S.; de Capua, S.; Dutta, D.; Gersabeck, M.; Parkes, C.; Svihra, P.; Williams, M.; Bogdanova, G.; Volkov, V.; Kopciewicz, P.; Majewski, M.; Oblakowska-Mucha, A.; Rachwal, B.; Szumlak, T.; Garcia, L.M.; Marinho, F.; Mendes, L.H.; Nasteva, I.; Otalora, J.; Rodrigues, G.; Velthuis, J.; Jalocha, P.; John, M.; Jurik, N.; Scantlebury-Smead, L.; Back, J.; Gershon, T.; Latham, T.; Morris, A.
Source
IEEE Transactions on Nuclear Science IEEE Trans. Nucl. Sci. Nuclear Science, IEEE Transactions on. 68(10):2472-2479 Oct, 2021
Subject
Language
ISSN
0018-9499
1558-1578
1558-1578
Abstract
The new LHCb Vertex Locator (VELO) for LHCb, comprising a new pixel detector and readout electronics, will be installed in 2021 for data taking in Run 3 at the LHC. The electronics centers around the “VeloPix” ASIC at the front-end operating in a trigger-less readout at 40MHz. A custom serializer, called gigabit wireline transmitter (GWT), and associated custom protocol have been designed for the VeloPix. The GWT data are sent from the serializers of the VeloPix at a line rate of 5.12 Gb/s, reaching a total data rate of 2–3 Tb/s for the full VELO detector. Data are sent over 300-m optic-fiber links to the control and readout electronics cards for deserialization and processing in Intel Arria 10 FPGAs. Because of the VeloPix trigger-less design, latency variances up to 12 $\mu \text{s}$ can occur between adjacent datagrams. It is therefore essential to buffer and synchronize the data in firmware prior to onward propagation or suffer a huge CPU-processing penalty. This article will describe the architecture of the readout firmware in detail with focus given to the resynchronization mechanism and techniques for cauterization. Issues found during readout commissioning, and scaling resource utilization, along with the their solutions, will be illustrated. The latest results of the firmware data-processing chain can be presented as well as the verification procedures employed in simulation. Challenges for the next generation of the detector will also be presented with ideas for a readout processing solution.