학술논문

SRNoC: A Statically-Scheduled Circuit-Switched Superconducting Race Logic NoC
Document Type
Conference
Source
2021 IEEE International Parallel and Distributed Processing Symposium (IPDPS) IPDPS Parallel and Distributed Processing Symposium (IPDPS), 2021 IEEE International. :1046-1055 May, 2021
Subject
Bioengineering
Communication, Networking and Broadcast Technologies
Components, Circuits, Devices and Systems
Computing and Processing
Performance evaluation
Schedules
Distributed processing
Quantum computing
Superconducting logic circuits
Throughput
Josephson junctions
RSFQ
Race logic
NoC
circuit switching
rotary
Language
ISSN
1530-2075
Abstract
Temporal encoding has been shown to be a natural fit for single flux quantum (SFQ) superconducting computing since SFQ already encodes information with the presence or absence of voltage pulses. However, past work in SFQ has focused on binary-encoded networks on chip (NoCs). In this paper, we propose superconducting rotary NoC (SRNoC), a NoC where both data and control paths operate in the temporal domain following the race logic (RL) convention. Therefore, SFQ chips with temporal compute or memory can use SRNoC to avoid converting between the temporal and binary domains that would result from using a binary-encoded NoC. Using RL also enables SRNoC to be area-efficient, mitigating SFQ technology’s low device density. SRNoC treats pulses as independent packets and delivers them to outputs without changing their value, i.e. preserving the RL convention. SRNoC operates on a fixed, rotating connection schedule between inputs and outputs. In each connection window, multiple pulses (packets) can be transmitted sequentially. SRNoC provides $13.1\times$ higher throughput per port per Josephson junction (JJ) compared to the best-performing of three demonstrated NoCs.