학술논문
An approach to realistic fault prediction and layout design for testability in analog circuits
Document Type
Conference
Source
Proceedings of the conference on Design, automation and test in Europe. :905-911
Subject
Language
English
Abstract
This paper presents an approach towards realistic fault prediction in analog circuits. It exploits the Inductive Fault Analysis (IFA) methodology to generate explicit models able to give the probability of occurrence of faults associated with devices in an analog cell. This information intends to facilitate the integration of design and test phases in the development of an IC since it provides a realistic fault list for simulation before going to the final layout, and also makes possible layout optimization towards what we can call layout level design for testability.