학술논문
Architectural considerations in the design of a third-generation superconducting quantum annealing processor
Document Type
Working Paper
Author
Boothby, Kelly; Enderud, Colin; Lanting, Trevor; Molavi, Reza; Tsai, Nicholas; Volkmann, Mark H.; Altomare, Fabio; Amin, Mohammad H.; Babcock, Michael; Berkley, Andrew J.; Aznar, Catia Baron; Boschnak, Martin; Christiani, Holly; Ejtemaee, Sara; Evert, Bram; Gullen, Matthew; Hager, Markus; Harris, Richard; Hoskinson, Emile; Hilton, Jeremy P.; Jooya, Kais; Huang, Ann; Johnson, Mark W.; King, Andrew D.; Ladizinsky, Eric; Li, Ryan; MacDonald, Allison; Fernandez, Teresa Medina; Neufeld, Richard; Norouzpour, Mana; Oh, Travis; Ozfidan, Isil; Paddon, Paul; Perminov, Ilya; Poulin-Lamarre, Gabriel; Prescott, Thomas; Raymond, Jack; Reis, Mauricio; Rich, Chris; Roy, Aidan; Esfahani, Hossein Sadeghi; Sato, Yuki; Sheldan, Ben; Smirnov, Anatoly; Swenson, Loren J.; Whittaker, Jed; Yao, Jason; Yarovoy, Alexander; Bunyk, Paul I.
Source
Subject
Language
Abstract
Early generations of superconducting quantum annealing processors have provided a valuable platform for studying the performance of a scalable quantum computing technology. These studies have directly informed our approach to the design of the next-generation processor. Our design priorities for this generation include an increase in per-qubit connectivity, a problem Hamiltonian energy scale similar to previous generations, reduced Hamiltonian specification errors, and an increase in the processor scale that also leaves programming and readout times fixed or reduced. Here we discuss the specific innovations that resulted in a processor architecture that satisfies these design priorities.