학술논문

Optimizing transistor networks using a graph-based technique.
Document Type
Article
Source
Analog Integrated Circuits & Signal Processing; Dec2012, Vol. 73 Issue 3, p841-850, 10p
Subject
TRANSISTORS
ENERGY consumption
COMPUTER networks
LOGIC circuits
BOOLEAN functions
Language
ISSN
09251030
Abstract
Copyright of Analog Integrated Circuits & Signal Processing is the property of Springer Nature and its content may not be copied or emailed to multiple sites or posted to a listserv without the copyright holder's express written permission. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.)