학술논문
0.5-V 50-mV-swing 1.2-GHz 28-nm-FD-SOI 32-bit dynamic bus architecture with dummy bus.
Document Type
Article
Author
Source
2016 17th International Symposium on Quality Electronic Design (ISQED); 2016, p380-385, 6p
Subject
Language