소장자료
LDR | 05311cam a2200577Ii 4500 | ||
001 | 0100501103▲ | ||
003 | OCoLC▲ | ||
005 | 20210119132905▲ | ||
006 | m o d ▲ | ||
007 | cr cnu|||unuuu▲ | ||
008 | 160627t20162016enka ob 001 0 eng d▲ | ||
020 | ▼a9781785610004▼q(pdf)▲ | ||
020 | ▼a1785610007▼q(pdf)▲ | ||
020 | ▼a9781523103171▼q(electronic book)▲ | ||
020 | ▼a1523103175▼q(electronic book)▲ | ||
020 | ▼z9781849199995▼q(hardback)▲ | ||
020 | ▼z184919999X▼q(hardback)▲ | ||
035 | ▼a(OCoLC)952336770▲ | ||
040 | ▼aN$T▼beng▼erda▼epn▼cN$T▼dUIU▼dVLB▼dOCLCO▼dN$T▼dOCLCO▼dOCLCF▼dOCLCO▼dEBLCP▼dIDEBK▼dKNOVL▼dSTF▼dIDB▼dOCLCQ▼dWAU▼dESU▼dCOO▼dVT2▼dOCLCQ▼dMERUC▼dOCLCQ▲ | ||
050 | 4 | ▼aTK7871.99.M44▼bN35 2016eb▲ | |
072 | 7 | ▼aTEC▼x009070▼2bisacsh▲ | |
082 | 0 | 4 | ▼a621.3815/2▲ |
245 | 0 | 0 | ▼aNano-CMOS and post-CMOS electronics.▼pCircuits and design /▼cedited by Saraju P. Mohanty and Ashok Srivastava.▲ |
246 | 3 | ▼aNano-CMOS and post-CMOS.▼nVolume 2,▼pCircuits and design▲ | |
246 | 3 | 0 | ▼aCircuits and design▲ |
264 | 1 | ▼aLondon, United Kingdom :▼bThe Institution of Engineering and Technology,▼c[2016]▲ | |
264 | 4 | ▼c©2016▲ | |
300 | ▼a1 online resource (xvi, 422 pages) :▼billustrations.▲ | ||
336 | ▼atext▼btxt▼2rdacontent▲ | ||
337 | ▼acomputer▼bc▼2rdamedia▲ | ||
338 | ▼aonline resource▼bcr▼2rdacarrier▲ | ||
490 | 1 | ▼aMaterials, circuits and devices series ;▼v30▲ | |
504 | ▼aIncludes bibliographical references and index.▲ | ||
505 | 0 | ▼a1. Self-healing analog/RF circuits -- 2. On-chip gate delay variability measurement in scaled technology node -- 3. Nanoscale FinFET devices for PVT-aware SRAM -- 4. Data stability and write ability enhancement techniques for FinFET SRAM circuits -- 5. Low-leakage techniques for nanoscale CMOS circuits -- 6. Thermal effects in carbon nanotube VLSI interconnects -- 7. Lumped electro-thermal modeling and analysis of carbon nanotube interconnects -- 8. High-level synthesis of digital integrated circuits in the nanoscale mobile electronics era -- 9. SPICEless RTL design optimization of nanoelectronic digital integrated circuits -- 10. Green on-chip inductors for three-dimensional integrated circuits: concepts, algorithms and applications -- 11. 3D NoC: a promising alternative for tomorrow's nanosystem design -- 12. A new paradigm towards performance centric computation beyond CMOS: DNA computing.▲ | |
520 | ▼aOver two volumes this work describes the modelling, design, and implementation of nano-scaled CMOS electronics, and the new generation of post-CMOS devices, at both the device and circuit levels.▲ | ||
520 | ▼a"The demand for ever smaller and portable electronic devices has driven metal oxide semiconductor-based (CMOS) technology to its physical limit with the smallest possible feature sizes. This presents various size-related problems such as high power leakage, low-reliability, and thermal effects, and is a limit on further miniaturization. To enable even smaller electronics, various nanodevices including carbon nanotube transistors, graphene transistors, tunnel transistors and memristors (collectively called post-CMOS devices) are emerging that could replace the traditional and ubiquitous silicon transistor. This book explores these nanoelectronics at the circuit and systems levels including modelling and design approaches and issues. Topics covered include self-healing analog and radio frequency circuits; on-chip gate delay variability measurement in scaled technology node; nanoscale finFET devices for PVT aware SRAM; data stability and write ability enhancement techniques for finFET SRAM circuits; low-leakage techniques for nanoscale CMOS circuits; thermal effects in carbon nanotube VLSI interconnects; lumped electro-thermal modeling and analysis of carbon nanotube interconnects; high-level synthesis of digital integrated circuits in the nanoscale mobile electronics era; SPICEless RTL design optimization of nanoelectronic digital integrated circuits; green on-chip inductors for three-dimensional integrated circuits; 3D network-on-chips; and DNA computing. This book is essential reading for researchers, research-focused industry designers/developers, and advanced students working on next-generation electronic devices and circuits."--Provided by publisher.▲ | ||
588 | 0 | ▼aPrint version record.▲ | |
590 | ▼aeBooks on EBSCOhost▼bAll EBSCO eBooks▲ | ||
650 | 0 | ▼aMetal oxide semiconductors, Complementary▼xDesign and construction.▲ | |
650 | 7 | ▼aTECHNOLOGY & ENGINEERING▼xMechanical.▼2bisacsh▲ | |
650 | 7 | ▼aMetal oxide semiconductors, Complementary▼xDesign and construction.▼2fast▼0(OCoLC)fst01017641▲ | |
655 | 4 | ▼aElectronic books.▲ | |
700 | 1 | ▼aMohanty, Saraju P.,▼eeditor.▲ | |
700 | 1 | ▼aSrivastava, Ashok▼c(College teacher),▼eeditor.▲ | |
776 | 0 | 8 | ▼iPrint version:▼tNano-CMOS and post-CMOS electronics. Circuits and design.▼dLondon, United Kingdom : The Institution of Engineering and Technology, [2016]▼z9781849199995▼w(OCoLC)949869980▲ |
830 | 0 | ▼aMaterials, circuits and devices series ;▼v30.▲ | |
856 | 4 | 0 | ▼uhttp://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&AN=1245715▲ |
938 | ▼aEBL - Ebook Library▼bEBLB▼nEBL4683366▲ | ||
938 | ▼aEBSCOhost▼bEBSC▼n1245715▲ | ||
938 | ▼aProQuest MyiLibrary Digital eBook Collection▼bIDEB▼ncis33493440▲ |
![](https://lib.pusan.ac.kr/wp-content/themes/pnul2022/assets/images/default/default_w_279X393.png)
Nano-CMOS and post-CMOS electronics.Circuits and design
자료유형
국외eBook
서명/책임사항
Nano-CMOS and post-CMOS electronics. Circuits and design / edited by Saraju P. Mohanty and Ashok Srivastava.
다양한 서명
Nano-CMOS and post-CMOS. Volume 2 , Circuits and design
Circuits and design
Circuits and design
개인저자
형태사항
1 online resource (xvi, 422 pages) : illustrations.
서지주기
Includes bibliographical references and index.
내용주기
1. Self-healing analog/RF circuits -- 2. On-chip gate delay variability measurement in scaled technology node -- 3. Nanoscale FinFET devices for PVT-aware SRAM -- 4. Data stability and write ability enhancement techniques for FinFET SRAM circuits -- 5. Low-leakage techniques for nanoscale CMOS circuits -- 6. Thermal effects in carbon nanotube VLSI interconnects -- 7. Lumped electro-thermal modeling and analysis of carbon nanotube interconnects -- 8. High-level synthesis of digital integrated circuits in the nanoscale mobile electronics era -- 9. SPICEless RTL design optimization of nanoelectronic digital integrated circuits -- 10. Green on-chip inductors for three-dimensional integrated circuits: concepts, algorithms and applications -- 11. 3D NoC: a promising alternative for tomorrow's nanosystem design -- 12. A new paradigm towards performance centric computation beyond CMOS: DNA computing.
요약주기
Over two volumes this work describes the modelling, design, and implementation of nano-scaled CMOS electronics, and the new generation of post-CMOS devices, at both the device and circuit levels./"The demand for ever smaller and portable electronic devices has driven metal oxide semiconductor-based (CMOS) technology to its physical limit with the smallest possible feature sizes. This presents various size-related problems such as high power leakage, low-reliability, and thermal effects, and is a limit on further miniaturization. To enable even smaller electronics, various nanodevices including carbon nanotube transistors, graphene transistors, tunnel transistors and memristors (collectively called post-CMOS devices) are emerging that could replace the traditional and ubiquitous silicon transistor. This book explores these nanoelectronics at the circuit and systems levels including modelling and design approaches and issues. Topics covered include self-healing analog and radio frequency circuits; on-chip gate delay variability measurement in scaled technology node; nanoscale finFET devices for PVT aware SRAM; data stability and write ability enhancement techniques for finFET SRAM circuits; low-leakage techniques for nanoscale CMOS circuits; thermal effects in carbon nanotube VLSI interconnects; lumped electro-thermal modeling and analysis of carbon nanotube interconnects; high-level synthesis of digital integrated circuits in the nanoscale mobile electronics era; SPICEless RTL design optimization of nanoelectronic digital integrated circuits; green on-chip inductors for three-dimensional integrated circuits; 3D network-on-chips; and DNA computing. This book is essential reading for researchers, research-focused industry designers/developers, and advanced students working on next-generation electronic devices and circuits."--Provided by publisher./
주제
기타형태저록
ISBN
9781785610004 1785610007 9781523103171 1523103175
북토크
자유롭게 책을 읽고
느낀점을 적어주세요
글쓰기
느낀점을 적어주세요
청구기호 브라우징
관련 인기대출 도서